ParkerTenBroeck/hdl_sim
1
0
Fork 0
mirror of https://github.com/ParkerTenBroeck/hdl_sim.git synced 2026-06-06 21:24:06 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

updated verilog example

Browse source
This commit is contained in:
ParkerTenBroeck 2026-03-13 13:51:03 -04:00
parent c3a3e89082
commit f1f57c66fd
1 changed files with 2 additions and 22 deletions
Download patch file Download diff file Expand all files Collapse all files

24
src_verilog/bcd.v
View file

@ -24,27 +24,6 @@ module bcd (
end
endfunction
function [3:0] to_bcd_digit;
input integer value;
integer remainder;
begin
remainder = value % 10;
case (remainder)
0: to_bcd_digit = 4'd0;
1: to_bcd_digit = 4'd1;
2: to_bcd_digit = 4'd2;
3: to_bcd_digit = 4'd3;
4: to_bcd_digit = 4'd4;
5: to_bcd_digit = 4'd5;
6: to_bcd_digit = 4'd6;
7: to_bcd_digit = 4'd7;
8: to_bcd_digit = 4'd8;
9: to_bcd_digit = 4'd9;
default: to_bcd_digit = 4'd0;
endcase
end
endfunction
integer scaled_hundredths;
integer magnitude;
integer frac_hundredths;
@ -80,7 +59,8 @@ module bcd (
tmp = magnitude;
for (j = 0; j < 8; j = j + 1) begin
digits[j] = to_bcd_digit(tmp);
integer dig = tmp % 10;
digits[j] = dig[3:0];
tmp = tmp / 10;
end